|
Agilent Technologies’ Parasitic Reduction Tool Enhances RFIC Simulation Speed, Capacity While Preserving Accuracy
The following product photos are available for use by the
media, based on the Agilent Photography Use
Policy.
|
 |
Image 1:
Jivaro-for-GoldenGate parasitic reduction results for three different RF circuits; a voltage controlled oscillator, a power amp and a receiver. Jivaro-for-GoldenGate significantly reduces the size of the parasitic extracted netlist, the post-reduction memory footprint for GoldenGate and the resulting GoldenGate simulation time.
Download JPEG (0.1MB)
Download TIF (0.1MB) |
 |
Related
Information |
 |
|