United States

Images for Press Release

Agilent Technologies Enhances FPGA Dynamic Probe, Reduces Logic Analysis Setup Time Up To 100 Times

The following product photos are available for use by the media, based on the Agilent Photography Use Policy.

New FPGA dynamic probe-setup automation reduces the amount of time design engineers spend setting up logic analyzer measurements by up to 100 times when validating designs that incorporate Xilinx FPGA technology

Image 1:
New FPGA dynamic probe-setup automation reduces the amount of time design engineers spend setting up logic analyzer measurements by up to 100 times when validating designs that incorporate Xilinx FPGA technology.

Download JPEG (1.4MB)

Download TIF (5.2MB)


	Related Information

	Press Release:	Agilent Technologies Enhances FPGA Dynamic Probe, Reduces Logic Analysis Setup Time Up To 100 Times (2005-March-07)
	Agilent Photography Use Policy:	We will permit use of Agilent photography available via this site as long as the use will not disparage Agilent nor imply endorsement by Agilent. The photography cannot be changed or manipulated in any way with the exception of resizing or cropping. By downloading our product photography you are indicating that you accept these terms. Any commercial use of these images must be approved by Agilent Technologies. ALL IMAGES MUST BE CREDITED TO AGILENT TECHNOLOGIES UNLESS OTHERWISE NOTED © Agilent Technologies 2008 All Rights Reserved
	How do I download images:	To download files in Windows, use the right mouse button on the desired format (JPEG or TIFF) and choose 'Save Target As...'

Electronic Measurements Newsroom

Agilent Newsroom